Mail :
India : +91-8143-111-555
USA : +1-703-445-4802
uk : +44-20-3287-2021
Whats app : +91-8143-110-555
Facebook Twitter Google Plus Pinit Stumbleupon Youtube Blog Blog

Workday HCM Demo New Batches Starting from Friday... 31-8-2018
Search Course Here

Live Chat
VLSI online training



Very-large-scale integration (VLSI) is the process of creating an IC by combining thousands of transistors into a single chip. VLSI began in the 1970s when complex semiconductor and communication technologies were being developed. The microprocessor is a VLSI device. Before the introduction of VLSI technology most ICs had a limited set of functions they could perform. An electronic circuit might consist of a CPU, ROM, RAM and other glue logic. VLSI lets IC makers add all of these into one chip.

VLSI's design tools eventually included not only design entry and simulation but eventually cell-based routing (chip compiler), a datapath compiler, SRAM and ROM compilers, and a state machine compiler. The tools were an integrated design solution for IC design and not just point tools, or more general purpose system tools. A designer could edit transistor-level polygons and/or logic schematics, then run DRC and LVS, extract parasitics from the layout and run Spice simulation, then back-annotate the timing or gate size changes into the logic schematic database. Characterization tools were integrated to generate FrameMaker Data Sheets for Libraries. VLSI eventually spun off the CAD and Library operation into Compass Design Automation but it never reached IPO before it was purchased by Avanti Corp.


  • Verilog/VHDL language.
  • Combinatorial and sequential logic design.
  • Basic circuit theory and device physics.
  • Transistor level design and analysis of common digital circuits, including logic circuits (e.g., inverters, NOR/NAND, and similar gates).


  • It is a 20 days program and extends up to 2hrs each.
  • The format is 20% theory, 80% Hands-on.

  • It is a 5 days program and extends up to 8hrs each.
  • The format is 20% theory, 80% Hands-on.
    Private Classroom arranged on request and minimum attendies for batch is 4.

course content

  • Introduction to VLSI
    • volution of VLSI Systems
    • Applications of VLSI Systems
    • Processor Based Systems
    • Embedded Systems
    • FPGA Based Systems
    • Digital System Design Using FPGAs
    • Spartan-3 FPGAs
    • Introduction to VHDL language
  • Digital Electronics
    • Introduction to Digital Electronics
    • Number systems
    • Code conversions
    • Arithmetic‚Äôs
    • Boolean algebra
    • Logic gates
  • Combinational logic design
    • Standard representation of logical functions
    • Karnaugh map method
    • MSI circuits
    • Multiplexers/demultiplexers
    • Adders / subtractors
    • Arithmetic Logic Unit (ALU)
    • Encoders/ Decoders
  • Flip Flops
    • Flip-flops
    • Type of Flip flops
    • Conversion of flip flops
    • Application of flip flops
  • Sequentional circuit design
    • Registers
    • Types of shift registers
    • Application of registers
    • Counters
    • Ripple or Asynchronous counters
    • Synchronous counters
    • Clocked sequential circuits
  • Designing of Memories
    • Introduction
    • Memory Organization and operation
    • Expanding memory size
    • Expanding memory capacity
    • Different types of memories
  • Programmable Logic devices
    • Introduction
    • Programmable logic array (PLAs)
    • Programmable array logic (PALs)
    • Complex programmable logic devices (CPLDs)
    • Field programmable gate array (FPGA)
    • Computer-Aided Design Tools (CAD)
  • Circuit Design with VHDL
    • Introduction to VHDL
    • Code structure
    • Library Functions
    • Entity
    • Architecture
    • Configuration Declaration
    • Package Declaration
  • Elements of VHDL LANGUAGES
    • Different Data types
    • Operators
    • Attributes
    • Generic
    • Ident
  • ifiers
    • Variables & Signals
  • Different types of VHDL Modeling
    • Behavioral modeling
    • Modeling techniques
    • If statement
    • Case statement
    • Wait statement
    • Loop statement
    • Process statement
  • Dataflow modeling
    • When statements.
    • Block statement
    • Generate statement
  • Structural Modeling
    • Component declaration
    • Component instantiation
  • Test Bench
    • Modeling a Test Bench
    • Test Bench for Combinational Circuits
    • Test Bench for Sequential Circuits
  • Design and synthesis by using Verilog HDL
  • Introduction to Verilog HDL
    • Evolution of CAD
    • Typical Design flow
    • Importance of HDL's
    • Popularity of Verilog HDL
  • Modeling Concepts
    • Design methodologies
    • Module concept
    • types of modeling
  • Basic Concepts
    • Lexical Conventions
    • Number Specifications
    • Strings
    • Data Types
    • System Task
    • Compiler Directives
  • Modules
    • Continous Assignments
    • Delays
    • Expression Operators
    • Operators Types
  • Behavioural Modeling
  • Structured Procedures
  • Intial Statement
  • Always Statement
  • Event- Base Timing Control
  • Conditional Statements
  • If Statements
  • Case Statements
  • Loop Statements
  • Task and Functions
    • Different between Task and Function
    • Function
    • Task
  • Switch Level Modeling


VLSI Videos will be updated soon
To Watch More Videos Click Here

Flash News

AngularJS New Batch Starting From 28th August & 29th August.

Hadoop Dev New Batch Starting From 28th August & 29th August.

IBM COGNOS TM New Batch Starting From 28th August & 29th August.

Informatica Dev New Batch Starting From 28th August & 29th August.

Mean Stack New Batch Starting From 28th August & 29th August.

SAP BODS new Batch Starting From 28th August & 29th August.

SAP S/4 HANA New Batch Starting From 28th August & 29th August.

Tableau New Batch Starting From 28th August & 29th August.


(1) Workday Technical Demo Training

Demo Schedule : 09:30 P.M EST / 08:30 P.M CST / 6:30 P.M PST on 23th August & 07:00 A.M IST on 24th August

Email :
Rediff Bol :
Google Talk :
MSN Messenger :
Yahoo Messenger :
Skype Talk :